Research, development and trades concerning the powerful Proxmark3 device.
Remember; sharing is caring. Bring something back to the community.
"Learn the tools of the trade the hard way." +Fravia
You are not logged in.
Time changes and with it the technology
Proxmark3 @ discord
Users of this forum, please be aware that information stored on this site is not private.
So I pulled master and compiled, flashed with pm-3-flash-all
My client version, "os" version is different, and FPGA date is still much older.
-Is that ok ?
-would I be warned if this was bad?
-or do I need to manually download & flash something more?
[ CLIENT ]
RRG/Iceman/master/v4.13441-1046-gfe75de744 2021-10-13 19:22:04
compiled with............. GCC 10.3.0
platform.................. Linux / x86_64
bootrom: RRG/Iceman/master/v4.13441-968-gbac58d2a6 2021-09-07 14:57:37
os: RRG/Iceman/master/v4.13441-968-gbac58d2a6 2021-09-07 14:57:43
compiled with GCC 6.3.1 20170620 (release) [ARM/embedded-6-branch revision 249437]
[ FPGA ]
LF image built for 2s30vq100 on 2020-07-08 at 23:08:07
HF image built for 2s30vq100 on 2020-07-08 at 23:08:19
HF FeliCa image built for 2s30vq100 on 2020-07-08 at 23:08:30
Offline
nothing to worry about, but its not the latest release.
When you compile, make sure you clean first.
make clean
make -j
./pm3-flash-all
./pm3
Offline
Thank you, now the client and ARM versions are the same.
Offline
Still the FPGA version is same , it is not getting updated .
I am trying to debug the communication between ARM and FPGA in Ubuntu using VSCode. I tried to add the debug_arm =1 in makefile.platform and makefiles.def too,but there is no success. Please let me know how can i debug the communication between FPGA and arm.
Last edited by sampurna (2022-03-23 09:31:59)
Offline
since you are not building the fpga images, and the rarely changes, it will look like that.
Offline
Please let me know how to build fpga images .I found below reference document . Does it still hold good ?
http://www.proxmark.org/forum/viewtopic.php?id=607
Last edited by sampurna (2022-03-24 09:46:55)
Offline
You need the xilinix build chain. once you got that, its just to run make
Offline
Hi @Iceman, I installed xilink webpack10.1 and tried to run makefile present in fpga-xc2s30 folder ,still unable to build it
I have two questions .
1) Whether my xilink tool chain version is correct ?
2) Whether i am running the correct make file to build the FPGA.
Last edited by sampurna (2022-03-25 06:29:38)
Offline
I am not sure how to answer any of your questions. All of them are missing context.
Offline
Hi @iceman , I would like to build FPGA component .So as per previous suggestion "You need the xilinix build chain. once you got that, its just to run make"
I installed ISE webpack(10.1) XiLInx tool chain and tried to run the makefile present in fpga-xc2s30 folder ( I have taken the latest repo from git). Still not able to build FPGA.
So wanted to confirm whether ISE Webpack (10.1) is the right tool chain to be used or not ,as well as the Makefile present in fpga-xc2s30 is the right make file or not.
Offline
I can't help you. Good luck!
Offline
Thanks @iceman i am able to build the FPGA module .
Here is the link for the ISE Webpack . https://www.xilinx.com/member/10x_and_prior_regids.html. I installed "ISE Foundation". Then we need to source the Settings64.sh. After that we can run the "make"command from the FPGA location .
@ iceman , is there any plan to upgrade the FPGA component , it is quite old one .
Last edited by sampurna (2022-03-28 07:30:35)
Offline
Another question , Now i am separately building the FPGA and then client by giving "make clean && make all ". is there any way to build all the modules arm,fpga and client simultaneously .
Offline
Good thing you managed to configure your build chain and compile the fpga images.
What do you do with:
settings64.sh
How to compile everything in a go? Why not do like this
make clean; cd fpga; make -j; cd ..; make -j; ./pm3-flash-all; ./pm3
Offline
Thanks @iceman for the information . I simply sourcing the settings64.sh , right now i am not changing any thing in settings64.sh . Then running the make file of FPGA ie present in fpga_xc2s30 folder. Let me know if you have any other way to do it . Please consider me as a novice.
By doing this libstdc++.so.6 default reference path is becoming junk after building FPGA, again i am reloading it properly to build other component.
$ souce opt/Xilinx/10.1/ise/settings64.sh
Last edited by sampurna (2022-03-29 05:37:17)
Offline